Towards new applications of multi-function logic: Image multi-filtering
Lukas Sekanina and Vojtech Salajka: Towards new applications of multi-function logic: Image multi-filtering. Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 824-827, 12-16 March 2012.
Multifunctional (or polymorphic) gates are capable of performing two or more logic functions according to the setting of control signals. They can be considered as building blocks for new and cheap reconfigurable chips. In this paper, we utilized multifunctional components that can be implemented using multifunctional gates as building blocks of image filters. We applied genetic programming to evolve image filters performing different filtering tasks under different settings of control signals. Evolved solutions exhibit a significant reduction in utilized operations and interconnects w.r.t. the multiplexing of conventional solutions.
S. Tanachutiwat, J. U. Lee, W. Wang, and C. Y. Sung, "Reconfigurable multi-function logic based on graphene p-n junctions," in Design Automation Conference, DAC. ACM, 2010, pp. 883-888. http://dx.doi.org/10.1145/1837274.1837496
A. Stoica, R. S. Zebulum, and D. Keymeulen, "Polymorphic electronics,"in Proc. of Evolvable Systems: From Biology to Hardware Conference, ser. LNCS, vol. 2210. Springer, 2001, pp. 291-302. http://dx.doi.org/10.1007/3-540-45443-8_26
A. Stoica, R. Zebulum, X. Guo, D. Keymeulen, I. Ferguson, and V. Duong, "Taking Evolutionary Circuit Design From Experimentation to Implementation: Some Useful Techniques and a Silicon Demonstration,"IEE Proc.-Comp. Digit. Tech., vol. 151, no. 4, pp. 295-300, 2004. http://dx.doi.org/10.1049/ip-cdt:20040503
L. Sekanina, R. Ruzicka, Z. Vasicek, R. Prokop, and L. Fujcik, "Repomo32 - new reconfigurable polymorphic integrated circuit for adaptive hardware," in 2009 IEEE Workshop on Evolvable and Adaptive Hardware. IEEE Computational Intelligence Society, 2009, pp. 39-46. http://dx.doi.org/10.1109/WEAH.2009.4925666
R. Ruzicka, V. Simek, and L. Sekanina, "Behavior of cmos polymorphic circuits in high temperature environment," in Proc. of the 2011 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems. IEEE CS, 2011, pp. 447-452. http://dx.doi.org/10.1109/DDECS.2011.5783134
Z. Gajda and L. Sekanina, "On evolutionary synthesis of compact polymorphic combinational circuits," Journal of Multiple-Valued Logic and Soft Computing, vol. 17, no. 6, pp. 607-631, 2011.
Z. Li, W. Luo, L. Yue, and X. Wang, "On the completeness of the polymorphic gate set," ACM Transactions on Design Automation of Electronic Systems, vol. 15, no. 4, p. 25, 2011. http://dx.doi.org/10.1145/1835420.1835425
J. I. Smith, "Implementing median filters in xc4000e fpgas," Xilinx Xcell, vol. 23, p. 16, 1996.
J. F. Miller, D. Job, and V. K. Vassilev, "Principles in the Evolutionary Design of Digital Circuits - Part I," Genetic Programming and Evolvable Machines, vol. 1, no. 1, pp. 8-35, 2000. http://dx.doi.org/10.1023/A:1010016313373
Z. Vasicek and L. Sekanina, "An area-efficient alternative to adaptive median filtering in fpgas," in Proc. of the 17th Conf. on Field Programmable Logic and Applications. IEEE CS, 2007, pp. 216-221. http://dx.doi.org/10.1109/FPL.2007.4380650
Z. Vasicek, L. Sekanina, and M. Bidlo, "A method for design of impulse bursts noise filters optimized for fpga implementations," in DATE 2010: Design, Automation and Test in Europe. European Design and Automation Association, 2010, pp. 1731-1736. http://dx.doi.org/10.1109/DATE.2010.5457094
S. Harding and W. Banzhaf, "Genetic programming on gpus for image processing," in Proc. of the First Int. Workshop on Parallel and Bioinspired Algorithms. Complutense University of Madrid Press, 2008, pp. 65-72. http://dx.doi.org/10.1504/IJHPSA.2008.024207